ABSTRACT In this paper, a digital-to-time converter (DTC) based on the principle of quantified phase shift resolution (QPSR) is proposed and tested. The QPSR principle is realized by analyzing the phase relationship between two periodic signals, which distinguishes the proposed DTC from conventional DTCs. For performance evaluation, the proposed DTC is implemented on Xilinx Virtex-5 and Virtex-6 field programmable gate array (FPGA) chip, respectively. The obtained resolution of the DTC implemented on Virtex-5 FPGA is 27.1 ps, and the differential nonlinearity (DNL) and integral nonlinearity (INL) are −0.269∼+0.247 least significant bit (LSB) and −0.387∼+0.171 LSB. Meanwhile, the DTC implemented on Virtex-6 FPGA can achieve a resolution of 3.93 ps, a dynamic range of 43 s, a DNL of −0.327∼+0.358 LSB, and an INL of −2.6093∼+2.4754 LSB. Experimental results prove that the proposed DTC features high-accuracy, low-cost, and easy implementation.
I. INTRODUCTION
Digital-to-time converter (DTC) is used to generate time signals with a time difference proportional to an input digital value. With decades of the development, DTC has been widely used in fields of atomic frequency standards, highprecision positioning, time-correlated single-photon counting instruments (TCSPC), time-to-digital converter (TDC) tester and very large scale integration (VLSI) functional tester [1] - [10] .
DTC can be implemented by using analog or digital approaches. DTC implemented by analog approach utilizes the high-speed switch effects of analog devices or the chargedischarge function of energy storage components [2] - [5] , such as capacitors, avalanche transistors, trapatt diodes and pulse discharge tubes [6] . DTC with 1 ps resolution was obtained by combining the technique of application specific integrated circuit (ASIC) and the principle of capacitor charging [7] . However, these DTCs usually suffer from high cost and long development time.
DTC implemented by digital approaches usually adopts logic gates or delay lines [8] , [9] . With the development of integrated circuits technology, researches on DTCs implemented on FPGA chips are attracting increasing research interests in recent years [10] - [12] . Compared with DTCs implemented on ASIC chip (ASIC-DTC), DTCs implemented on FPGA chip (FPGA-DTC) have the advantage of lower cost and shorter time-to-market. Most of FPGA-DTCs adopt delay lines, including vernier delay line and tapped delay line. DTC based on tapped delay line and implemented on the Xilinx Kintex-7 FPGA chip is described in [12] , whose resolution is 11 ps.
Benefiting from fully customized circuits and precise control of the internal delay, DTCs with high resolution are mostly implemented on ASIC chips. However, it is a difficult work for FPGA-DTC to obtain high resolution due to the additional delay introduced by the unpredictability of routing strategy [10] - [14] . Reference [13] proposed a DTC based on the vernier principle, and its theoretical time resolution was 1.58 ps. However, the paper did not provide the experimental evaluation results. Therefore, high-resolution FPGA-DTC is of great importance for practical applications, but also very challenging for realization.
In this paper, a DTC based on quantified phase shift resolution (QSPR) is proposed, and the DTC is implemented on FPGA chips for performance evaluation. A characteristic of the proposed DTC is that it gets samples of the phase difference signal and converts phase difference into time interval. The best resolution obtained is 3.93 ps, which is high resolution among FPGA-DTCs. Moreover, the DTC features simple in design, easy in implementation and high in resolution, which makes it appropriate for instrumentation and testing applications. The remainder of the paper is organized as follows. Section II describes the principle of the proposed DTC. Section III presents the circuit implementation and experimental results of the DTC. Section IV summarizes the paper.
II. PRINCIPLE OF THE PROPOSED DTC A. PRINCIPLE OF QUANTIFIED PHASE SHIFT RESOLUTION
Phase relationship plays an important role in high-precision control and measurement of periodic signals. The concepts of the greatest common factor frequency and the least common multiple period, both of which can describe the phase relationship between two periodic signals, are researched [15] . 
The phase difference t X must satisfy 0 ≤ t X ≤ T A , and 
Therefore, for signals with approximate frequency, the QPSR ( T ) can be calculated from (4). 
When the frequency difference between the two signals is tiny, the phase differences have good increasing linearity. In Fig. 1 , the frequency relationship between Signal A and Signal B is f A = 8f B /7. The figure shows that in a least common multiple period, phase differences align in an order from small to large with T being the increasing step. If the initial phase difference between Signal A and Signal B is zero, the phase difference can be calculated from (5), where Cnt is the location of the phase difference signal in the group. Therefore a group of time intervals with various values are obtained. Furthermore, the range and resolution of the time intervals can be adjusted conveniently by changing the frequency of Signal A and Signal B. Hence, the principle of QPSR can be utilized to realize a DTC.
B. DTC BASED ON QPSR
The schematic diagram of DTC based on QPSR is shown in (5), we can obtain that the dynamic range of the DTC is determined by the number of bit width of the counters. In order to increase the dynamic range, we divide the DTC into two stages, including coarse stage and fine stage. In the fine stage, the QPSR is T B − T A , and the time interval generated is T 1 . In the coarse stage, the QPSR is T B , and the time interval generated is T 2 . Then the time interval generated can be obtained by (6) . By doing this, the dynamic range of the proposed DTC can be largely increased.
III. CIRCUIT IMPLEMENTATION AND EXPERIMENTAL RESULTS
With the development of complementary metal oxide semiconductor (CMOS) technology, FPGAs have become very popular for rapid system prototyping, logic emulation and reconfigurable computing because of their low manufacturing cost and short development time. In this paper, for function verification and performance evaluation, Xilinx Virtex-series (Virtex-5 and Virtex-6) FPGA chips are adopted for circuit implementation. managers (DCMs) and one phase-locked loop (PLL). The DCM is realized based on the structure of delay-locked loop (DLL). Reference [17] presents the results of jitter analysis conducted on PLLs and DLLs embedded in a Xilinx Virtex-5 FPGA. The results indicate that the PLL has lower RMS jitter than the DLL, for every multiplication factor in their tests. The results also prove that the RMS jitter of the DLL+PLL configuration, which filters the DLL output with a PLL (DLL+PLL), is higher than the one of the PLL or the DLL stand-alone. Benefiting from the results of [17] , we use the PLL to generate the clock signals.
The block diagram of PLL in Virtex-5 FPGA is shown in Fig. 4 . In the figure, D is a programmable counter. The phasefrequency detector (PFD) compares both the frequency and phase of the input clock with the feedback clock. The output of PFD drives the charge pump (CP) and the loop filter (LF) to generate a voltage for the voltage controlled oscillator (VCO), and the voltage drives the VCO to generate a higher or lower frequency signal. Counter M controls the feedback clock of the PLL, allowing a wide range of frequency synthesis. Therefore, the frequency of the output clock can be calculated from (7) [16] , [17] , where D is the input divisor, C is the output divisor and M is the post-scale divisor.
The output frequency of PLL in the FPGA chip has limitations. This paper used the XC5VLX110T FPGA chip with speed grade of −2 as the implementation platform, and the limited frequency of the chip is 650 MHz. The best resolution can be obtained by setting the output frequency to 600 MHz, the input clock frequency to 75 MHz, M to 63/64, D to 4 and C to 2, which are summarized in Table. 1. Then, the frequency of Signal A and Signal B can be calculated from (8) and (9) . Therefore, the theoretical time resolution of the Virtex-5 FPGA-DTC is 26.45 ps, calculated from (4). In the realization of Virtex-5 FPGA-DTC, the frequency of Signal A and Signal B are not doubled before inputting to the 'CLK' port of FFA and FFB, which is because the doubled frequency of Signal A and Signal B is too high for FPGA implementation.
The performance of the Virtex-5 FPGA-DTC is measured within the range of 0 to 1600 ps. The input clock of the FPGA is generated by a pulse generator (Agilent 81134A), The proposed digital-to-time converter is implemented on the XC6VLX240T FPGA chip with speed grade of −2. The maximum input frequency of the MMCM in the chip is 750 MHz, and the minimum input frequency is 10 MHz [18] . After simulations and comparisons, the best resolution can be obtained by setting the input frequency to 500 MHz, the frequency of Signal A to 100.04 MHz and the frequency of Signal B to 100 MHz. Therefore, the theoretical resolution of the Virtex-6 FPGA-DTC is 3.998 ps.
f A = 500 ÷ 37 ÷ 8.375 × 62 = 100.04MHz (10)
The phase shift modules of the Virtex-5 FPGA-DTC are built by delay components, which cause measurement error of about 20 ps. However, the MMCM of Virtex-6 FPGA embeds multiple options to realize phase shifting of the output signal, which can be employed to adjust the phase difference between Signal A and Signal B. The schematic diagram of the improved DTC based on Virtex-6 is shown in Fig. 6 . In the interpolated fine phase shift (IFPS) module of the MMCM, the output clocks can be shifted in linear increments of PS A and PS B [18] , which is used to adjust the phase of Signal A and Signal B according to the post-implementation timing simulation and experiments results. The adjustment can ensure the synchronization of the rising edge of Signal A and Signal B. The precision of the adjustments can be 3.4 ps (PS A -PS B ), which can be calculated from (12) . Therefore, compared with the Virtex-5 FPGA-DTC, the performance of Table. 1 summarizes the specifications and performance of the Virtex-5 and Virtex-6 FPGA-DTC. Due to the more advanced feature of Virtex-6 FPGA, the resolution of the fractional divide (C) in the MMCM of Virtex-6 FPGA is 0.125 degrees. The fractional divide of f A is 8.375, which contributes a lot for the high resolution of the DTC. The power consumption in the table is the dynamic power consumption, which is the power consumption without the leakage power consumption of the chip. Table. 1 also indicates that the resolution of the proposed DTC is mainly decided by the performance of the PLL (or MMCM) inside the FPGA chip. The MMCM in Virtex-6 FPGA has better performance and the time resolution of Virtex-6 FPGA-DTC utilizing the MMCM can be 3.93ps. 
C. ANALYSIS OF CLOCK JITTER AND PHASE NOISE OF THE VIRTEX-6 FPGA-DTC
In this paper, Signal A and Signal B are generated by the MMCM, and they are input to the global clocks, which are dedicated networks specifically designed to reach all clock inputs of various resources in an FPGA chip. These networks have the advantages of low skew and low duty cycle distortion, low power and improved jitter tolerance. The input clock is generated by Agilent 81134A pulse generator, and the jitter of the pulse generator is <4 ps [19] .
The MMCM provides jitter filter that can reduce the jitter inherent on the input frequency clock. The jitter of Signal A and Signal B is measured through the oscilloscope. and Signal B are larger than that of the input clock. The effect of the PLL on the phase noise is that it worsens the phase noise on the input clock.
The influence of the jitter and phase noise on the performance of the proposed DTC is analyzed. The difference in RJ between Signal A and Signal B is −2.03 ps, and that of PJ is 4.66 ps. The influence of MMCM jitter on the DTC can be offset by Signal A and Signal B to some degree. Hence, the total jitter of the proposed DTC is <10 ps (RMS), which is good among FPGA-DTCs. Table. 3 compares the performance of proposed Virtex-6 FPGA-DTC with previous works. Compared with other DTCs, the proposed DTC achieves the highest resolution and the maximum dynamic range. Moreover, the nonlinearity of the proposed DTC is better than most of the DTCs in the table. The jitter of the proposed DTC is slightly larger than ASIC-DTCs, which is mainly because the circuit and architecture of ASIC-DTC is fully customized, while the FPGA is commercial chip and its architecture is not specially designed for DTC realization. However, ASIC-DTCs suffer from high cost and long development time. With the advantages of high resolution and low cost, the proposed DTC may have wide applications in the future.
D. COMPARISON TO PREVIOUS DTC

IV. CONCLUSION
This paper proposed a digital-to-time converter based on the principle of QPSR. For performance evaluation, the VOLUME 5, 2017 proposed method is implemented on Xilinx Virtex-5 and Virtex-6 FPGA chips. In the realization, the PLLs (or MMCMs) in the FPGA chip are utilized to generate the two periodic signals with approximate frequency. Experiment results indicate that the Virtex-6 FPGA-DTC achieves better performance than Virtex-5 FPGA-DTC. The resolution of Virtex-6 FPGA-DTC is 3.93 ps, which is high among existing FPGA-DTCs. The DNL and INL are −0.327∼+0.358 LSB and −2.6093∼+2.4754 LSB, respectively. Moreover, for performance evaluation, the jitter and phase noise of the clock signals are tested, which may provide reference for other FPGA designs.
